A New Methodology for Vlsi Layout
نویسندگان
چکیده
U N C L A S S IF IE O /U N L IM IT E D 22 S AM E AS RPT. □ O T IC USERS □ 21. A B S T R A C T S E C U R IT Y C L A S S IF IC A T IO N Unclassified 22a. N A M E OF R ESPO N SIBLE IN D IV ID U A L 22b. T E LE P H O N E N U M 3E R (In c lu d e A re a C o d e) 22c. O F F IC E S Y M B O L >D FORM 1473, 33 APR E D IT IO N OF 1 JA N 73 IS O B S O LE TE . S E C U R I T Y C L A S S I F I C A T I O N C c T H I S P A C E S E C U R IT Y C L A S S IF IC A T IO N O F T H IS PAGE
منابع مشابه
VLSI Layout of Benes Networks
The Benes network consists of back-to-back butterflies. There exist a number of topological representations that are used to describe butterfly like architectures. We identify a new topological representation of Benes network. The significance of this representation is demonstrated by solving two problems, one related to VLSI layout and the other related to robotics. An important VLSI layout ne...
متن کاملAn Improved Standard Cell Placement Methodology using Hybrid Analytic and Heuristic Techniques
In recent years, size of VLSI circuits is dramatically grown and layout generation of current circuits has become a dominant task in design flow. Standard cell placement is an effective stage of physical design and quality of placement affects directly on the performance, power consumption and signal immunity of design. Placement can be performed analytically or heuristically. Analytical placer...
متن کاملVLSI design and implementation of systolic tree queues
A number of innovative designs have been proposed for hardware implementation of data structures. However, these designs have only been presented at an abstract behavioural level. In this paper, we describe the VLSI design and implementation of a 15-node 8-bit queue based on a systolic tree architecture. A layout methodology and a VLSI CAD environment that facilitate fast and efficient layout o...
متن کاملHierarchical Mixed-Domain Circuit Simulation, Synthesis and Extraction Methodology for MEMS
Emerging results for mixed-domain circuit simulation, a component-level synthesis strategy, and a layout extractor is presented for use in design of microelectromechanical systems (MEMS). The mixed-domain circuit representation is based on Kirchhoffian network theory. Micromechanical and electromechanical components may be partitioned hierarchically into low-level reusable elements. The MEMS co...
متن کاملA Novel Design Methodology for High-Performance Programmable Decoder Cores for AA-LDPC Codes
A new parameterized-core-based design methodology targeted for programmable decoders for lowdensity parity-check (LDPC) codes is proposed. The methodology solves the two major drawbacks of excessive memory overhead and complex on-chip interconnect typical of existing decoder implementations which limit the scalability, degrade the error-correction capability, and restrict the domain of applicat...
متن کاملLayout Extraction and Veri cation Methodology for CMOS I/O Circuits
This paper presents a layout extraction and veri cation methodology which targets reliability-driven I/O design for CMOS VLSI chip, speci cally to guard against electrostatic discharge (ESD) stress and latchup. We propose a new device extraction approach to identify devices commonly used in CMOS I/O circuits including MOS transistors, eld transistors, di usion and well resistors, diodes and sil...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017